Bottom gate and top contact thin film transistors were fabricated using In 2 O 3 thin films as active channel layers. Thin films of varying thicknesses in the range 5-20 nm were deposited on an SiO 2 gate dielectric by the thermal evaporation process in the presence of high purity oxygen. The results of atomic force microscopy show that all the films exhibit dense grain distribution with a root-mean-square roughness in the range 0.6-8.0 nm. Irrespective of the thickness of the channel layer, the on/off ratio of the device is 10 4 . The channel mobility and resistivity were found to be a strong function of the thickness of the active layer. The Levinson model was used to calculate the trap density and the grain boundary mobility. The low processing temperature shows the possibility of utilizing these devices on flexible substrates such as polymer substrates.
Introduction
In recent years, much interest has been evinced in transparent oxide semiconductors in various electronic and optical devices [1] . They combine high optical transparency in the visible region (>85%) with a tunable band gap and high electrical conductivity (typically 10 3 -10 5 −1 cm −1 ) at room temperature. This unique combination of properties allows them to be used as transparent electrodes in many optoelectronic devices such as LCD displays, solar cells and transparent thin film transistors (TFTs). Currently, oxide semiconductors such as zinc oxide [2] , titanium dioxide (TiO 2 ) [3] and Sn doped In 2 O 3 (ITO) [4] are widely used for such applications. The most important feature of these oxide semiconductors is the controllability of carrier concentration over several orders of magnitude. Hence, depending on the processing conditions, the properties of these materials could be tuned for the desired applications.
Due to the large intrinsic mobility, inorganic oxide semiconductors are the basis for most of the high performance microelectronic devices. They exhibit a substantially higher value of intrinsic mobility and greater transparency compared with conventional silicon. They could potentially replace amorphous Si (a-Si) or polycrystalline Si (poly-Si) that is currently used in active-matrix liquid crystal displays (AMLCDs). There have been several reports on TFTs based on ZnO [5] , In-Zn-O [6] , Zn-Sn-O [7] , In-Sn-O [8] , In-GaZn-O [9] , etc. However, in all the cases, the thickness of the films was substantially high. For example, the thickness of the channel layers in InZnO based TFTs was about 60 nm. Moreover, the different vapour pressures of an individual element in these alloys leads to a difficulty in tuning the optimum composition and the reproducibility. Hence, finding the best composition becomes difficult in such a multicomponent system. The main objective of this study is to reduce the thickness of the channel and to study the thicknessdependent TFT parameters. Hence, the primary focus of this work is to demonstrate the fabrication of In 2 O 3 based TFTs with different channel thicknesses. While past investigations utilized thicker films for the channel layers [10] , this study utilizes ultra-thin films in the thickness range 5-20 nm to achieve field effect characteristics. By doing so, it is possible 0022-3727/08/092006+06$30.00 1 to minimize the current flow through the bulk portion of the channel layer. Hence, in this paper we demonstrate that simple and robust reactive evaporation is highly suitable for TFT fabrication based on an In 2 O 3 based oxide semiconductor. Here, the maximum processing temperature is 200
• C which is lower than that used for the fabrication of a-Si TFTs in commercial AMLCDs (300
• C) and hence the feasibility of transparent and flexible TFTs is realized.
Experimental details
A typical bottom gate type device structure was used for the fabrication of TFTs. Heavily or degenerately doped n-type Si substrates coated with thermally grown 300 nm SiO 2 and soda lime glass were used as substrates for TFT fabrication and optical investigation, respectively. Si and SiO 2 act as the gate electrode and the gate dielectric, respectively. A standard procedure was employed for cleaning SiO 2 /Si and glass substrates. In 2 O 3 thin films were prepared by a reactive evaporation process in a vacuum lower than 4 × 10 −6 Torr using pure indium as the source and high purity oxygen as the reactive gas. The evaporation source was a tantalum boat, which was resistively heated by passing current through it. The thicknesses of the In 2 O 3 thin films patterned by the shadow mask were varied as a function of deposition time and were about 5, 7, 10 and 20 nm. The deposition rate for all the film depositions was kept at 0.2 Å s −1 . The deposition temperature was maintained at 100
• C. Following the deposition, post deposition heat treatments were performed in a furnace by air annealing the samples at different temperatures such as 200 and 300
• C for 2 h. Finally, silver source/drain electrodes of a thickness of about 50 nm were deposited by thermal evaporation at room temperature through a mechanical shadow mask. The length and width of the channel were 100 µm and 2000 µm, respectively. After the completion of the oxidation process, the films were subjected to x-ray diffraction (XRD) to find the crystallinity of the films. XRD measurements were performed using a Philips X'Pert-Pro diffractometer with Cu Kα radiation of wavelength λ = 1.54 Å. The surface morphology and roughness of the films were analysed using atomic force microscopy (AFM). Electrical characterization of the film was carried out using an HP 4156 semiconductor parameter analyzer. Device testing was realized at room temperature.
Results and discussion
Structural evolution of the films as a function of thickness grown on SiO 2 /Si substrates was carried out using XRD measurements. consistent with the standard value for In 2 O 3 obtained from JCPDS 06-0416. The predominant peak was found at (2 2 2) indicating that the films possess (1 1 1) preferential orientation. And the intensity of the peak increased with the increase in thickness of the films, which suggests that the crystallinity of the films was enhanced.
Surface morphology of the In 2 O 3 thin films at the microscopic scale was examined through AFM. AFM images of the samples were collected over a scan area of 1 µm ×1 µm. The grain size and average root-mean-square roughness were found to vary with the thickness and it was observed that both were found to increase with the increase in thickness. Such an increase in the rms roughness with increased thickness in metal oxide systems such as ZnO was also observed by earlier researchers [11] . The increase in the grain size with the increase in thickness as observed from both XRD and AFM reveals that there is a reduction in the grain boundary density in thicker films leading to a higher mobility in the films, which is explained in the subsequent sections.
The channel layers were In 2 O 3 thin films of varying thicknesses and the proper channel conductivity was tuned by annealing treatments as discussed in the earlier sections. In 2 O 3 is a well-known transparent conductor with high electron background concentration. As expected, the as-deposited films had very high channel conductivity. This necessitates the optimization of the deposition conditions and the subsequent annealing treatments. In order to suppress the electron clearly observed in the pinch-off region, in accordance with the theory of standard field effect transistors. Hard saturation in the output curves of all the devices indicates that the entire thickness of In 2 O 3 is depleted. Moreover, the exposure of these TFTs to ambient light has no effect on the output and transfer characteristics, which is an advantage in most of the electronic drivers for display. While channel resistivity was computed from the slope of the linear region in figure 3 , the mobility was calculated from the slope of the I 1/2 D versus V GS plot (figure 4) and their variation with the thickness of the channel is represented in figure 5 . The field effect mobility was computed using the following relation:
where C i is the capacitance per unit area of the gate dielectric, V T is the threshold voltage and µ FE is the field effect mobility. The threshold voltage and the field effect mobility were computed from the x-axis intercept of the square root of the I D versus V GS plot. With the Ag electrodes as ohmic contacts to the In 2 O 3 channels, a relatively low threshold voltage, V T , of 10.4 V was obtained in the n-channel mode for the 20 nm In 2 O 3 TFTs and found to increase with the decrease in the channel thickness. The threshold voltage depends heavily on the carrier concentration and stoichiometry of the semiconductor [12] , the dielectric/semiconductor interface [13] and the grain boundary density [14] . As the thinner channels tend to have larger grain boundaries, the TFTs with thinner channels exhibited larger threshold voltages. To minimize the surface roughness of the gate dielectric, the surface of the gate dielectric could be treated with octadecyltrichlorosilane (OTS) [15] and efforts are ongoing in that direction to reduce the threshold voltage to close to zero. The on/off ratio is one of the important TFT parameters that decide the quality of the devices. The primary criterion for a high quality device is a large on/off ratio. It has been found that the off-current is a function of the channel layer thickness according to the following equation:
σ denotes the electrical conductivity, t represents the thickness of the active layer, W and L are the width and the length of the active semiconductor layer and V DS is the source-drain voltage. It is apparent from equation (1) that the off-current can be reduced by decreasing the thickness of the channel layer. From the transfer curve it is found that the off-current decreases with the decrease in the thickness of the active layer. The on/off ratio ∼10 4 was obtained for different thicknesses and the threshold voltage was found to be positive showing that TFT operates in the enhancement mode. The high off state current in the thick channels results from the relatively larger grains and the rough surface of the films as displayed in figure 2 . It is also worth mentioning that both the channel conductivity and mobility increase with the increase in the thickness of the films in accordance with semiconducting films. This could be attributed to the increase in the crystallinity of the films.
The density of the interface trap states (N t ) present at the crystalline In 2 O 3 and SiO 2 dielectric interface can be computed using the following relation [16] :
where S, the subthreshold voltage swing, which is the voltage required to increase the drain current by a factor of 10, was calculated using the relation
The interface trap density, calculated using relation (3) for the TFTs with a channel thickness of 20 nm, was ∼1.64 × 10 12 cm −3 and there was a marginal increase in N t with the decrease in the In 2 O 3 layer thickness. This could be attributed to the relatively large density of the grain boundaries in the thinner films as observed in the AFM images. Overall, the interface trap densities could also originate from non-stoichiometric depositions, surface roughness and the interfacial reactions between the semiconductor and the gate dielectric. Moreover, this partially explains the lower field effect mobility in TFTs with thinner channels as shown in figure 5 . Such a thickness-dependent phenomenon has been observed by earlier researchers in ZnO based polycrystalline TFTs and reported in the literature [17] . Hence, grain boundaries play a major role in the performance of polycrystalline In 2 O 3 TFTs.
Structural characterization of the In 2 O 3 thin films shows that the films were polycrystalline in nature with a welldefined grain boundary. Hence, the Levinson model for the transport of the polycrystalline semiconductors which was originally formulated for silicon and later for polycrystalline oxide semiconductors [18] , could be applied to the In 2 O 3 thin films to understand the carrier transport. The trap density (N t ) at the grain boundary can be determined from the Levinson plot of Ln(I D /V GS ) versus 1/V GS . According to this model, the drain current in the linear regime is given by
where µ gb is the grain boundary mobility. Figure 6 shows the representative curve of Levinson's plot for the TFTs of versus V GS curve. This suggests that the grain boundary scattering/trapping limits the field effect mobility and this was also reported on CdSe based TFTs in the literature [19] .
Conclusion
To conclude, we demonstrate the fabrication and transport behaviour of In 2 O 3 TFTs with different channel thicknesses. The methodology used for the fabrication of active layers was reactive evaporation, which is simple, robust and cost effective. In this study, we identified binary crystalline In 2 O 3 as a viable semiconducting material for the channel layers. Low temperature processing of the TFTs is useful for flexible and polymer substrates. The results of XRD revealed that the films were polycrystalline in nature with (2 2 2) preferred orientation. These transparent TFTs operate in the enhancement mode and it was revealed that their performance is thickness dependent. The on-state current and the field effect mobility can be tuned by varying the thickness of the channel layers, with the highest mobility of 34 cm 2 V −1 s −1 obtained for the 20 nm thick channels. Overall, this work demonstrates the fabrication of In 2 O 3 TFTs near room temperature and hence this methodology could be applied to flexible electronics.
